The novel mobile SRAM was developed using the double stack S 3 technology and KrF lithography for high density and low power mobile applications. The load PMOS and pass NMOS transistors of the SRAM cell were stacked on the planar pull-down NMOS transistors in different levels, respectively, and the cell transistors were also connected in a cross-coupled way by a single node contact to reduce the cell size. The highly manufacturable 64M bit Mobile SRAM was fabricated with this technology
Introduction
There are great demands of high density and low power consumption for mobile applications. In order to meet the demand of higher density, the P seudo SRAM (PSRAM) based on DRAM (Dynamic Random Access Memory) cell structure has started replacing the conventional 6 T full CMOS SRAM as a RAM memory of the handheld mobile phones. Recently, in order to reduce the cell area of 6T full CMOS SRAM from 80~100F 2 cell area to 45 F 2 as shown in Fig.1 , the single stack S 3 SRAM cell technology has been invented. Nevertheless, the single stack S 3 SRAM cell is not small enough to compete with the pseudo SRAM in the cost and the density [1] .
Therefore, the double stacked S 3 SRAM cell as shown in Fig.2 was needed to be comparable to the chip size and the density of the Pseudo SRAM [ 2] . Also, 100nm KrF lithographic tools were adopted to minimize the investment and the extendibility of the KrF based patterning technology for the productivity and the cost of the mobile SRAM products.
In this study, the highly manufacturable Mobile SRAM, which can be operated even at 1.3V, is fabricated with the 25F 2 smallest SRAM cell, K rF lithography, novel crystallization method and multi layer interconnection technology.
Process Technology
In the double S 3 SRAM cell of Fig.2 , the pass transistor is stacked on the load PMOS transistor already stacked on the bulk pull-down NMOS transistor. The top view SEM image of the active region and the pull down transistor on the first level is shown in Fig. 3(a) . The plasma nitrided gate oxide of 3.5nm was grown to reduce the thermal budget to suppress the short channel effect of CMOS transistors. After forming the planar transistor on the bulk, the high-density plasma (HDP) oxide was deposited. After inter gate dielectric (IGD) layers were planarized, the crystallized single crystal silicon thin film layer was formed as a active layer of the load PMOS transistor. Then, the load pMOS SSTFT (Stacked Singlecrystal Thin Film Transistor) was fabricated on the IGD layers, as shown in Fig. 3(b) . The pass transistor on third level of the double S 3 cell, is shown in Fig.3 (c). The wordline, which is the gates of the pass transistors, is connected throughout the whole row of the cell array. Patterning of the word lines is one of the most difficult part of the S 3 cell integration.
In addition to forming the SSTFT, the other key factor in process integration of S 3 cell was to form the node contact holes. In the S 3 SRAM cell, the local interconnection layers for cross coupling of nodes and gates are eliminated because all nodes and gates of the transistors are connected with one contact hole which is aligned vertically through the whole layers from the node of the pass transistor on third level to the node of the pull down transistor on the bulk silicon, as shown in Fig.4 . The function of through node contact is very important since only one contact has to connect all of the nodes and the gates placed on the different levels.
After the node contacts are filled with W plug. The Wdamascene line for the power lines, such as Vss and Vdd, and Al metal lines as bit-line were formed to complete the memory cell structure. The vertical TEM images of the double S 3 SRAM cell array were presented in Fig.4 .
Electrical Characteristics
The node contact has five different contacting parts which connect between the nodes of the cell. Therefore, it has five values of the resistance. It is important to control all of the contact resistance precisely. They are very sensitive to the process conditions, such as the doping concentrations of the gates and actives and the size of the contacted area. By optimizing the process conditions, good distributions of the resistance of each contact part have been obtained as shown in Fig.6 .
The drive currents of 15uA/um and 2uA/um for NMOS pass SSTFT and PMOS load SSTFT were achieved with <1pA of off-state transistor leakage current, respectively (Fig.6) . The distributions of stand-by current of the 64M bit Mobile SRAM are shown in Fig.7 . The SNM (Static Noise Margin) of the cell are measured in Fig.8 . The SNM curve shows stable margins at operation voltages. The margin was about 200mV at 1.2V. The random access time (t AA ) was less than 35nsec (Fig.9) at 85°C, V dd = 1.65V. These performance are much better than those of the Pseudo RAM and the conventional 6T full CMOS low power SRAM. Fig.10 shows the photograph of 64M bit Mobile SRAM chip fabricated with this technology.
Summary
High density and low power Mobile SRAM with the smallest 25F 2 S 3 SRAM cell was successfully fabricated by using double S 3 technology and KrF lithography. The difficulties of the formation of the node contact, which connects various nodes and gates by side wall contacting and shared contacting schemes, was overcome by optimization of doping concentration of S/D and multi contact etching process 
